Abstract-Wide Band Gap power semiconductor switching devices offer superior performance compared to an equivalent Si power device. SiC MOSFETs can be competitive when compared to Si IGBTs of the same voltage class, whilst offering greater benefits at high switching frequencies. Operating SiC MOSFETs at high switching frequencies imposes significant challenges, including: Ringing and voltage overshoot issues, making accurate high bandwidth measurements, and the requirement for a highperformance gate drive circuit. This paper presents a prototype low inductance PCB design for a SiC MOSFET switching circuit. In addition, a linear current gate-drive circuit and a high bandwidth on-board measurement system have been developed and the designs for these are presented. The measurement system showed good agreement with the external probe measurements and superior bandwidth. Hard-switching tests with a 900V SiC MOSFET showed that the dVDS/dt becomes largely invariant to changes in load current when using a current source gate drive. The measured dVDS/dt slew rates are compared with the dVDS/dt slew rates estimated from the parameter values given in the SiC MOSFET datasheet, and the two sets of results show good agreement. In this paper, the performance of an optimised circuit is successfully demonstrated and the benefits are discussed.
I. INTRODUCTION
Wide Band Gap (WBG) semiconductor materials such as Gallium Nitride (GaN) and Silicon Carbide (SiC) offer higher critical electric field and thermal conductivity compared with Silicon (Si). At the same voltage class, a WBG power semiconductor device offers higher current density, higher operating temperature and higher operating frequency, which result in lower switching losses and lower part-load conduction losses when compared to an equivalent Si power device [1] . Thus, SiC MOSFETs offer benefits at high switching frequencies when compared to a Si IGBTs of the same output rating. The increased operating frequency reduces the size of filter capacitors and inductors, which reduces the overall system cost, and the efficiency can be much higher.
Operating SiC MOSFETs at high switching frequency imposes significant challenges: (1) The high dv/dt and di/dt in switching cause significant ringing issues with the parasitic inductance and capacitance in the switching loop, (2) accurate measurements of the device behaviour without degrading the performance of the power circuit being measured, (3) careful PCB layout and gate-drive design are required to achieve good switching behavior [2] - [6] . This paper presents a prototype low inductance PCB design for a SiC MOSFET based switching circuit. In addition, a linear current gate-drive circuit and a high bandwidth on-board measurement system have been developed and the design for these are presented. The design methodology and test procedure are presented along with experimental test results for the switching circuit, gate drive and measurement systems. Hard-switching tests of SiC MOSFET at different load current are performed to test the consistency of the current source gate drive. The dVDS/dt slew rates measured in hard-switching tests at different gate driving current are compared with the dVDS/dt slew rates estimated using the CRSS values at certain voltage levels from the SiC MOSFET datasheet.
II. PARASITICS AND PCB DESIGN
Parasitic inductance in device package and application circuits remain significant barriers to the wider adoption of WBG devices in power converter applications. A diagram showing these parasitic inductances in the context of a test circuit is presented in Fig. 1 . At high switching frequencies, a successful converter design needs to minimise the negative effects of the following parasitic elements:
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1) Common Source Inductance (CSI) is the inductance shared
between the gate-drive and power circuit, both inside the device package and the externally on the PCB.
2) Gate Loop Inductance (GLI) is related to the area enclosed by the gate-drive current path to the switching die and the return path from the source connection back to the gatedrive 0 V. If this inductance is too high, critical damping may not be achieved, resulting in switching instability and device failure [7] .
3) Switched Current Commutation Loop Inductance (SCCLI)
is related to the area enclosed by a circular current path through both upper and lower switching devices in a halfbridge topology and any local decoupling capacitance. If this inductance is too high, it can result in significant voltage spikes and oscillations at the switching-node during fast transitions.
All of these inductances can be reduced by careful PCB layout, giving consideration to cancelling the magnetic fields generated by the current loops. In practical terms, this means keeping the area enclosed by the current loops to a minimum. This can be achieved by carefully laying out the PCB such that tracks carrying current have the return path placed directly underneath, separated by a thin insulating material. A diagrammatic cross-section of a PCB employing this technique is shown in Fig. 2 . The switching currents highlighted show the load current path before and after a switch transition. The thin cross-hatched area between the top-outer and inner layer tracks gives rise to the commutation loop inductance.
An explanation of the SCCL inductance is diagrammatically shown in Fig. 3 . The cross-hatched area bounded by a circular current path through both power devices and the local DC bus decoupling capacitor is related to the magnetic field that is generated as the load current changes route during a switch transition, which is the same hatchedarea indicated in the PCB cross-section shown in Fig. 2 . This magnetic field has undesirable inductance and EMI consequences. Over a longer timescale of serval microseconds, this current will re-establish along alternative higher inductance routes between the load and power supply. However, at the critical moment of current commutation, the parasitic inductances of the wires to other parts of the circuit prevent rapid re-routing of the load current, and so this localised low inductance loop is the only mechanism available to prevent overvoltage. It does this by allowing the current to change paths quickly with minimal generated over-voltage. The SMD components used to implement this low inductance loop are shown in Fig. 4 . The SiC MOSFETs used here are low-impedance package C3M0065090J from Wolfspeed, rated at 900 V and 65 mΩ at 25 °C. The capacitors are SMD 630V X7R ceramic.
The gate-loop and power-loop inductances have been measured using an Agilent E5061B Vector Network Analyzer (VNA). The PCB and test-set up are shown in Fig. 5 . The VNA measures the impedance of the circuits at varying frequencies and plots this on a Smith Chart. A SCCL inductance of 2 nH has been achieved in this design, as can be seen in the Smith Chart in Fig. 6 .
III. ON-BOARD MEASUREMENT AND GATE DRIVE
There is a limited choice of commercially available test equipment that is capable of accurately measuring very high slew rate switching voltage and currents without significantly degrading the performance of the circuit under test. On-board measurement circuits have been developed here as solutions to this problem and are described in the following sections. All measurement signals are buffered on-board and present a 50 Ω source impendence, so that signal reflections at high frequencies are eliminated when connected with 50 Ω characteristic impedance cables to 50 Ω terminated oscilloscope inputs.
A. IS Current Measurement
Measuring the switching currents in the commutation loop without introducing undesirable inductance is challenging. There are a number of methods explored in literature to deal with these issues [8] . Most of these rely on measuring magnetic flux as a proxy for current, which introduces inductance as a by-product [9] . For WBG devices, where the current slew rate can be in the order of 100 A/ns, the inductance created by any practical magnetic flux measurement system will have a detrimental effect on the switching performance.
The solution here is to measure the voltage drop across a resistive shunt. The problems encountered by a practical implementation of such a circuit are the inductance of the resistors and power dissipation. These are solved as follows:
1) The resistance is made as small as practicably possible, whilst still giving a reliable signal. A good target value in this study has been found to be 100 mV at full current.
2) The inductance of the resistive shunt has been reduced by parallel connection of many small SMD resistors, with the return current path run directly underneath, giving a measured inductance of around 300 pH.
3) There is an increase in measurement gain at high frequencies (>1 MHz) due to a small amount of remaining inductance, but this is compensated for with a filter incorporated into the amplifier circuit. 
B. VDS Voltage Measurement
The VDS measurement in a typical half-bridge switched inductive load test setup can present significant challenges: 1) High bandwidth is necessary to capture the fast slew rates and overshoot ringing of WBG switching devices.
2) EMI pickup on the ground lead of a scope probe can result in spurious noise on the measured signal, which can in turn effect the circuit.
The circuit presented here is a potential divider buffered by a high impedance input op-amp. Due to the finite input capacitance of the op-amp and the parasitic effects of passive components and PCB, which become significant at high frequency, a low input impedance is required. However, the impendence needs to be high at DC in order to minimise the power dissipation. The solution presented here is a high resistance potential divider with a capacitor-resistor network connected in parallel. The VDS measurement circuit is shown in 
C. Linear Current Gate Drive
For MOS gated power devices, the gate voltage during the Miller plateau region varies with load current and die temperature. With a conventional resistive gate drive, the voltage across the gate resistor, and therefore the gate current, will vary accordingly, resulting in a significant variation in dv/dt. Also, the gate impedance is set by the gate resistor, and this may be insufficient to prevent unintended turn-on during fast switching edges. A solution to these issues is (1) to drive the gate with a controllable current source during switching transitions, and (2) use a low impedance MOS clamp to hold the gate either fully on or off at all other times. Thus, the gate current during the Miller plateau becomes invariant to changes in gate voltage and therefore load current.
The current gate drive circuit shown in Fig. 11 . It uses the Texas Instruments THS6012 op-amp, with both channels delivering a maximum drive current of +/-800 mA. The opamp circuit is configured such that the output current is proportional to the input signal voltage. The test results in Fig.  12 show a bandwidth in excess of 150 MHz driving into a capacitive load. These tests were also carried out at varying values of gate voltage to show that the drive current remains unchanged by varying output voltage, Fig. 13 .
IV. HARD SWITCHING TESTS WITH AN INDUCTIVE LOAD
The high performance switching and measurement circuits described in this paper have been built according to the layout techniques described herein. The test results of hard-switching achieved using this circuit at high-voltage and high-current are presented in this section. The double-pulse test set-up is as follows: 1) Inductive load of 100 μH, with a 20 Ω series resistor to dissipate the stored energy after each switch cycle. The test cycle is a double-pulse at low duty to remove the need for thermal management of the power components.
2) 500 V DC bus provided by a DC power supply, with around 10 μF of local decoupling capacitance to ensure that the power supply is buffered from the high peak demand of 25 A and is only required to supply a low average current.
3) Outputs from the various on-board measurement circuits, along with external measurement probes included for comparison, are connected to a 500 MHz LeCroy oscilloscope. The drive reference signal is provided by an arbitrary waveform generator.
The turn-off waveforms are presented in Fig. 14. Ch. 1 shows the VDS measurement by a high voltage probe, and Ch. 2 shows that by the on-board system. The IS current shown is measured by the calibrated on-board system.
At turn-off, there is a slow initial rise of VDS due to the large inherent output and reverse transfer capacitances of the SiC MOSFET at low VDS voltage. As the output voltage increases, these capacitances drop dramatically and the device enters the main part of the VDS transition region, which is both rapid and linear. The VDS over-shoot at the end of this transition is small, with an absence of noticeable ringing. This is a result of the low parasitic circuit inductances, and clearly demonstrates the effectiveness of the layout techniques described in this paper. Interestingly, the rapid rise in VDS causes a momentary drop in the measured device current IS: This is due to the voltage change across the output capacitance of the top MOSFET device that is in off-state and the resulting discharge current. After the switch transition, current ringing in the IS waveform can be clearly seen, but the amplitude is small and the oscillations decay quickly, suggesting that the energy dissipated from this ringing is also small.
At turn-on, the waveforms are similarly well defined, as shown in Fig. 15 . The fall in VDS remained smooth and linear during the entire turn-on process, with no obvious ringing. The current rise in IS is well controlled, followed by a small amount of overshoot beyond the load level. This is again due to the output capacitance of the top MOSFET device.
It can be seen from both sets of waveforms that the calibrated on-board VDS measurement showed good correlation with the 100:1 high-voltage scope probe, with the detail in the on-board measurement showing higher fidelity. The voltage measurement circuit shows less ringing than the scope probe. The on-board current measurement circuit was checked and calibrated against an Agilent Hall-effect current probe. Since the Hall-effect current probe cannot be inserted into the Drain or Source current path without significantly increasing the SCCL inductance, the load current was instead measured for comparison. Fig.16 shows that once calibrated, the correlation between the two measured currents is good during the on-state. 
VDS IL ID
The waveforms at zero load current are shown in Fig. 17 . There is a 'flat topped bump' in the current waveform resulting from charging the output capacitance of the upper device in the bridge-leg during switching. This is the same effect is seen in Figs. 14 and 15 superimposed on to the switching waveforms.
An investigation of the current source gate drive is performed in Figs. 18-21 . Changing the load current by a factor of 2 does not significantly change the dVDS/dt at turn-off or turn-on, Figs. 18, 19 . The demand gate driving current level is varied and the effect is mostly seen in the dVDS/dt experienced by the SiC MOSFET, Figs. 20 and 21. The timing of the waveforms is not changed. Reducing the drive current by a factor of approximately 2 reduces the dVDS/dt by a factor of approximately 1.6.
The load current is reduced from 18 A to 9 A in Fig. 18 and 19. The driving current is set to approximately 250 mA for both turn-on and turn-off and for both load current levels. At turn-off, there is a small change in dVDS/dt when the load current is reduced, Fig. 18 . At turn-on, the dVDS/dt rate remained almost identical as the load current is reduced, Reduced drive current levels were used, to ensure that the gate drive current had settled. At turn-off, Fig. 20 , the gate driving currents were approximately 120 mA and 64 mA. These values are estimated from the gate driving signal, as no direct measurement for gate current is available on the board. In Fig. 20 (a) , the turn-off dVDS/dt is slower with the lower gate current. Taking the dVDS/dt traces from the measurements causes differentiation 'noise', so filtered traces are provided for easier comparison. At 120 mA turn-off driving current, Fig. 20  (b) , the filtered dVDS/dt trace from measurement shows good agreement with the dVDS/dt estimation using the CRSS values from datasheet. At 64 mA turn-off driving current, Fig. 20 (b) , the datasheet estimation values also show good agreement with the filtered dVDS/dt measurement trace, although the estimation values are slightly lower than the measured values at high voltages. The peak dVDS/dt value for the filtered dVDS/dt trace at 64 mA driving current is 13 V/ns, which is reduced by a factor of 1.58 from 20.5 V/ns at the 120 mA driving current.
At turn-on, Fig. 21 , the gate driving currents were approximately 136 mA and 72 mA. These values are slightly different from those at turn-off due to a small imbalance in the control voltage. In Fig. 21 (a) , an obvious difference in dVDS/dt value is presented. At 136 mA turn-on driving current, Fig. 21  (b) , the filtered dVDS/dt trace from measurement shows good agreement with the datasheet dVDS/dt estimation values from VDS = 200 V and onward. At the beginning of turn-on, the estimated dVDS/dt rates are greater than those from the measurement. Similarly, at 72 mA turn-on driving current, Fig.  21 (b) , the filtered dVDS/dt trace from measurement shows good agreement with the datasheet estimation values from 240 V and onward. The peak dVDS/dt rate in the filtered dVDS/dt trace of 72 mA driving current is -10 V/ns, which is reduced by a factor of 1.65 from that of -16.5 V/ns of 120 mA driving current.
V. DISCUSSION The C3M0065090J SiC MOSFET used here is advertised to feature planar gate structure. A schematic vertical crosssection of a planar gate SiC MOSFET is shown in Fig. 22 . In 900 -1200 V class SiC MOSFETs, the thickness of the PShielding layer is in a scale of 1 -2 μm, which is comparable to the depletion width during switching. Therefore, the thickness of the P+ shielding layer needs to be considered to determine the semiconductor portion of gate-drain capacitance.
In a planar gate SiC MOSFET, the JFET region pinches off during switching at relatively low voltages for SiC MOSFETs of 650 V class and above. After JFET pinch-off, the gate drain capacitance is determined by the depletion edge underneath the P+ shielding layer [10] . Considering the thickness of the P+ shielding layer tP+, the distance from the gate oxide to the depletion edge in the N-drift region is given by [10] :
where VD is the drain electrode voltage, εS is the dielectric constant of the semiconductor, q is the electron charge and ND is the doping concentration (assumed uniform) of the N-drift region. This equation suggests an equivalent circuit of two capacitors in series for the semiconductor portion of the gatedrain capacitance, shown as CP+ and Cdrift representing the first and second term in (1), respectively. The switching of SiC MOSFETs is dominated by the transconductance and the capacitances. Switching with a gate drive based on controlled currents works well with the capacitances, and makes the dVDS/dt independent of the load current, Figs, 18 and 19 . Clearly the gate voltage plateau is high for higher currents, but this does not affect the dVDS/dt in the case of a current gate drive. Reducing the gate driving current further emphasises the effect of the capacitances, and Figs. 20 (a) and 21 (a) show a curvature in the dVDS/dt, created as the CGD capacitances vary with VDS voltage. There is clearly a discrepancy between measured and theoretical curves at high gate drive currents near to the beginning of the turn-on transition, Fig. 21 (b) : This is most likely due to a decrease in the gate current through CRSS (CGD), which is to be expected, as there is a maximum voltage that can be applied across RG, limited by the gate driver +VGS supply voltage.
In Fig. 20 and 21, the measured dVDS/dt traces showed good agreement with the estimated values from device datasheet at both turn-on and turn-off. At turn-off in Fig. 20 , the agreement is good until approximately 320 V, where the measured dVDS/dt rate starts to drop and the estimated values are expected to increase further as CRSS reduces with voltage rise.
In the inductive-load test circuit, the SiC MOSFET under test (referred as DUT) is at the lower position in a half bridge, where the upper position consists of another SiC MOSFET in off-state in anti-parallel with a SBD. The upper and lower devices and SBD are positioned closely together so that the stray inductance between them is negligible. The rise in the VDS of the DUT at turn-off reduces the voltage across the upper device, which creates a discharge current that reduces the ID of the DUT as the VDS rises, Fig. 20 . As the voltage across the top device becomes progressively smaller, the output capacitance increases, which in turn increases the dID/dt rate. In Fig. 20 (a) , when VDS reached DC level, ID has dropped by nearly 50%.
By way of further explanation, the SiC MOSFET is in the saturation region (also known as gate active region) of operation during switching, so the Miller voltage level of VGS is dependent on the ID. Such a reduced ID corresponds to a lower VGS. As CGS does not vary significantly over the entire range of VDS, a reduced VGS requires a current to discharge the CGS. Due to the controlled current source gate drive, this demand for current to discharge CGS reduces the available current to charge the Miller capacitance CGD, since the current through the gate is assumed to be constant. Therefore, in the test circuit here, the actual dVDS/dt will not increase exponentially during the turnoff period as predicted, and the agreement with the datasheet estimation is only close within a certain voltage range.
A similar mechanism applies at the beginning of the DUT turn-on transition, where the actual dVDS/dt rate is smaller than the datasheet estimation, Fig. 21 . At turn-on, an ID overshoot is inevitable due to the charging of the output capacitances of the upper leg devices. In Fig. 21 , ID overshoots to as high as 150% of the load current. This overshoot in ID requires an increase in VGS of the DUT due to the saturation region (gate active region) of operation during switching. This increase in the VGS requires a charging current through the CGS, as the CGS remains near constant. Due to the constant gate driving current, this charging current to CGS will reduce the available current to discharge the Miller capacitance CGD. Therefore, at the beginning of the DUT turn-on, the actual dVDS/dt rate is smaller than the datasheet estimation.
At high switching frequencies, the rapid switching transitions require the PCB design to have minimal inductance in the switching loop, gate-drive loop and common source inductance. This work presents techniques for reducing the critical parasitic inductances in the circuit through careful component selection and optimised PCB layout. The reduction in circuit inductance is achieved by cancelling magnetic fields resulting from looped current paths in the gate-drive and switched-current-commutation circuits. The underlying approach is to minimise the contained area of these current loops. A reduction in SCCL inductance has the effect of minimising the dID/dt related EMI. Reduced ringing in current and voltage also mitigates EMI and the stress on the insulation in the packaging, PCB and load windings. The work reported here represents a practical implementation to such requirements for SiC MOSFETs. The same methodology can also be applied to GaN switching devices.
This high performance switching circuit is combined with non-invasive measurement techniques that do not adversely affect the performance of the switching circuit, and thus nearideal switching waveforms can be seen in the switching test results presented in section IV. The on-board voltage measurement system showed good agreement with scopeprobe measurements and demonstrated a superior bandwidth. It is also without doubt less prone to RF pick up, Fig. 10 . The onboard current measurement may be subject to internal ringing due to parasitic capacitances associated with the op-amps, as indicated by VNA tests. This adds ringing to the measured current in the test waveforms. Improved compensation of the op-amps is expected to resolve this. This paper also presents a high-performance linear current source gate drive circuit that offers a high level of controllability over the SiC MOSFETs tested. The tests shown in this paper have been initially carried out with a fixed drive amplitude, but it is anticipated that future work will demonstrate the benefits that can be achieved with a profiled gate drive signal and active feedback control. These control schemes can potentially reduce the effects of EMI and improve parallel current sharing between transistors in multi-die power modules. The objective of this work has been to demonstrate a route to achieving increased accuracy, flexibility and scalability for high power WBG inverter systems.
VI. CONCLUSIONS The benefits of using SiC power semiconductor devices can only be realised when the power circuit, gate-drive and PCB layout are all properly optimised for fast switching. In this paper, the performance of such an optimised circuit is successfully demonstrated. A set of circuits and PCB layout considerations are provided, which have been implemented and tested. The circuits have been designed after extensive studies focusing on minimising the impact of parasitic inductances, with Spice simulations to model their effects.
A circuit design for a linear current source gate drive is presented and the benefits are discussed. It is anticipated that more sophisticated profiled drive strategies, closed-loop control and digital control systems, enabled by the development platform presented here, will offer better performance, reduced EMI and improved circuit protection. A high performance embedded measurement system is also presented. This system shows good agreement with external probe measurements and superior bandwidth.
Test results for the current source gate drive demonstrate an invariance in gate current with changing load current. Additional tests showed that as the gate current level is varied, there is a near linear response in the dVDS/dt slew rate. The measured dVDS/dt showed good agreement with the dVDS/dt values estimated from the device datasheet capacitance figures over a wide range of VDS. This indicates that predictable and consistent control over dVDS/dt during switching is achievable.
The combination of the on-board measurement system, current source gate drive and the low inductance PCB layout presented in this paper demonstrates a practical implementation for high frequency power circuit basics, which can serve as the foundation for a SiC application development platform with considerable potential for high frequency power applications.
